Scaling CMOS process technology continues to enable increased levels of system integration, leading to on-chip communication\r\ndemands beyond what traditional digital signaling techniques can efficiently provide with sufficient reliability. In this paper we\r\nsurvey the state of the art of on-chip interconnect techniques for improving performance, energy, and reliability and provide a\r\nreview of interconnect reliability considerations. Finally, we provide a case study to evaluate the efficiency of error correcting codes\r\non a state-of-the-art energy-efficient low-swing interconnect.
Loading....